Design of Finite State Machine Based on VHDL

Comparing two finite state machine, declare how to use VHDL to design a reliable and stable finite state machine. Due to the difference between the two finite state machine, then their stability is different with new method proposed in this paper, we can design a reliable and stable finite state machine when take normal code method.