Design and Implementation of a Pipeline Model Machine Based on Verilog HDL
-
摘要: 为了提高模型机指令执行的并行性,使用Verilog HDL并采取top-down设计方法,利用确定的有限状态自动机(DFA)理论,设计并实现了一台具有指令级并行性的流水线模型机的方案.阐述了该流水线模型机的DFA设计算法与Verilog HDL的实现方法,并给出了相应的仿真测试.测试结果证明,该模型机能并行处理4条指令,并具有预取指令和旁路功能.
-
关键词:
- 流水线 /
- VerilogH DL描述 /
- 微处理器 /
- 确定的有限状态自动机
Abstract: In order to raise parallelism of executing instructions by model machine,this paper introduces the schema of designing a pipeline model machine.Using Verilog HDL,a pipeline model machine with parallelism of instructions which is combined with top-down method and DFA is implemented.This paper describes the schema and some algorithms of the pipeline model machine and simulates this machine in the end.The simula- tion results show that the model machine can process 4 instructions at the same time,and has the per-for- mances of pre-fetching instructions and bypassing. -
-
[1] SHEN J P,LIPASTI M H.现代处理器设计[M].张承义,邓宇,王蕾,译.北京:电子工业出版社,2004. [2] JIANG Jiang.Research and implementation on instruction control pipeline in general-purpose EPIC microprocessor[J].Mini- Micro Systems,2006,27(9):1661-1664.
[3] 夏宇闻.Verilog数字系统设计教程[M].北京:北京航空航天大学出版社,2003. [4] SRINIVASAN S T,RAJWAR Ravi,AKKARY H,et al.Continual flow pipelines[C]//Proceedings of the 11th Interna- tional Conference on Architectural Support for Programming Languages and Operating Systems.New York:ACM Press, 2004:107-109.
[5] HAMACHER Carl,VRANESIC Zvonko,ZAKY Safwat.Computer organization[M].5th ed.Beijing:China Machine Press,2002.
[6] DRAGAN Milicev,ZORAN Jovanovic.Formal model of software pipelining loops with conditions[C]//Proceedings of the International Parallel Processing Symposium.Washington,D C:IEEE Computer Society,1997:554-558.
[7] 郑纬民,汤志忠.计算机系统结构[M].北京:清华大学出版社,2004. [8] PATTERSON D A,HENNESSY J L.计算机组成与设计[M].第3版.北京:机械工业出版社,2006.
计量
- 文章访问数: 17
- HTML全文浏览量: 1
- PDF下载量: 9